## What Is Claimed Is:

1	1.	A method to facilitate cache coherence with adaptive write	
2	updates, comprising:		
3	initializing a cache to operate using a write-invalidate protocol;		
4	monit	oring a dynamic behavior of the cache during program execution;	
5	and		
6	switch	ning the cache to operate using a write-broadcast protocol if the	
7	dynamic behavior indicates that better performance can be achieved using the		
8	write-broadcast protocol.		
1	2.	The method of claim 1, wherein monitoring the dynamic behavior	
2	of the cache involves monitoring the dynamic behavior of the cache on a cache-		
3	line by cache-line basis.		
1	3.	The method of claim 2, wherein switching to the write-broadcast	
2	protocol invo	olves switching to the write-broadcast protocol on a cache-line by	
3	cache-line basis.		
1	4.	The method of claim 1, wherein monitoring the dynamic behavior	
2	of the cache involves maintaining a count for each cache line of the number of		
3	cache line invalidations the cache line has been subject to during program		
4	execution.		
1	5.	The method of claim 4, wherein if the number of cache line	
2	invalidations indicates that a given cache line is updated frequently, switching th		
3	cache line to operate under the write-broadcast protocol.		

1	6.	The method of claim 5, wherein if a given cache line is using the	
2	write-broadcast protocol and the number of cache line updates indicates that the		
3	given cache line is not being contended for by multiple processors, switching the		
4	given cache line back to the write-invalidate protocol.		
1	7.	The method of claim 4, wherein if the shared memory	
2	multiprocessor includes modules that are not able to switch to the write-broadcast		
3	protocol, the method further comprises locking the cache into the write-invalidate		
4	protocol.		
1	8.	The method of claim 1, wherein the write-invalidate protocol sends	
2	an invalidation message to other caches in a shared memory multiprocessor when		
3	a given cache line is updated in a local cache.		
1	9.	The method of claim 1, wherein the write-broadcast protocol	
2	broadcasts an update other caches in a shared memory multiprocessor when the		
3	given cache is updated in a local cache.		
1	10.	An apparatus to facilitate cache coherence with adaptive write	
2	updates, com	prising:	
3	an initializing mechanism configured to initialize a cache to a write-		
4	invalidate protocol;		
5	an monitoring mechanism configured to monitor a dynamic behavior of		
6	the cache; and		
7	a switching mechanism configured to switch the cache to a write-broadca		
0	protocol if the dynamic behavior indicates that better performance can be		

achieved using the write-broadcast protocol.

9

- 2 3 line by cache-line basis.
- The apparatus of claim 10, wherein monitoring the dynamic 13. 1 behavior of the cache involves maintaining a count of cache line invalidations 2 initiated by each processor within a shared memory multiprocessor. 3
- The apparatus of claim 13, wherein if the count of cache line 14. 1 invalidations indicates that a given cache line is updated frequently in different 2 caches of the shared memory multiprocessor, switching the cache to the write-3 broadcast protocol. 4
- The apparatus of claim 14, wherein if the given cache line is using 1 15. the write-broadcast protocol and the count of cache line invalidations indicates 2 that the given cache line is being invalidated in only one cache, switching the 3 cache to the write-invalidate protocol. 4
- The apparatus of claim 13, further comprising a locking 16. 1 mechanism configured to lock the cache into the write-invalidate protocol if the 2 shared memory multiprocessor includes modules that are not able to switch to the 3 write-broadcast protocol. 4

Inventors: Koster et al.

1	17. The apparatus of claim 10, wherein the write-invalidate protocol		
2	involves sending an invalidate message to other caches within a shared memory		
3	multiprocessor when a given cache is written to.		
1	18. The apparatus of claim 10, wherein the write-broadcast protocol		
2	involves broadcasting a data update message to other caches within a shared		
3	memory multiprocessor when a given cache is written to.		
1	19. A computing system that facilitates cache coherence with adaptive		
2	write updates, comprising:		
3	a plurality of processors, wherein a processor within the plurality of		
4	processors includes a cache;		
5	a shared memory;		
6	a bus coupled between the plurality of processors and the shared memory,		
7	wherein the bus transports addresses and data between the shared memory and the		
8	plurality of processors		
9	an initializing mechanism configured to initialize the cache to a write-		
0	invalidate protocol;		
1	a monitoring mechanism configured to monitor a dynamic behavior of the		
2	cache; and		
13	a switching mechanism configured to switch the cache to a write-broadcast		
14	protocol if the dynamic behavior indicates that better performance can be		
15	achieved using the write-broadcast protocol.		
1	20. A means to facilitate cache coherence with adaptive write updates,		
2	comprising:		
3	a means for initializing a cache to a write-invalidate protocol;		

1	a means for monitoring a dynamic behavior of the cache; and
5	a means for switching the cache to a write-broadcast protocol if the
5	dynamic behavior indicates that better performance can be achieved using the
7	write-broadcast protocol.